

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	IVENTOR ATTORNEY DOCKET NO.		
10/600,171	06/19/2003	Koji Suzuki	YKI-0132	9732	
7590 12/28/2004			EXAMINER		
Michael A. C	-	ORTIZ, EDGARDO			
CANTOR COI		ADT LD UT	D. DED MIN (DED		
55 Griffin Road	d South	ART UNIT	PAPER NUMBER		
Bloom field, CT 06002			2815		

DATE MAILED: 12/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)				
		10/600,17	71	SUZUKI, KOJI				
	Office Action Summary	Examiner		Art Unit				
		Edgardo (		2815				
 Period for	The MAILING DATE of this communication Reply	on appears on the	cover sheet with the c	orrespondence addi	ress			
THE MA - Extension after SI - If the pe - If NO pe - Failure Any rep	RTENED STATUTORY PERIOD FOR FAILING DATE OF THIS COMMUNICAT ons of time may be available under the provisions of 37 CK (6) MONTHS from the mailing date of this communication of or reply specified above is less than thirty (30) days sind for reply is specified above, the maximum statutory or reply within the set or extended period for reply will, by the received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ION.  CFR 1.136(a). In no even  con.  con,  con,	ent, however, may a reply be timutory minimum of thirty (30) days Il expire SIX (6) MONTHS from lication to become ABANDONEI	nely filed s will be considered timely. the mailing date of this com D (35 U.S.C. § 133).	imunication.			
Status								
1)⊠ R	esponsive to communication(s) filed on	06 October 200	4.					
2a)□ T	his action is <b>FINAL</b> . 2b)⊠	This action is n	on-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositio	n of Claims							
4a 5)□ C 6)⊠ C 7)□ C	Claim(s) 1-15 and 21-23 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) 1-15 and 21-23 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or election requirement.							
Application	n Papers							
9) <u></u> ⊤⊦	e specification is objected to by the Exa	aminer.						
10)[] Th	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Α	oplicant may not request that any objection t	to the drawing(s) b	e held in abeyance. See	e 37 CFR 1.85(a).				
	eplacement drawing sheet(s) including the c ne oath or declaration is objected to by the	•	Ŧ · · ·		• •			
Priority un	der 35 U.S.C. § 119							
12)	knowledgment is made of a claim for for All b) Some * c) None of:  Certified copies of the priority docu Copies of the certified copies of the application from the International Bethe attached detailed Office action for	ments have bee ments have bee priority docume ureau (PCT Rule	n received. n received in Application ents have been receive e 17.2(a)).	on No ed in this National Si	tage			
2)  Notice o	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-94 tion Disclosure Statement(s) (PTO-1449 or PTO/S	•	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:		152)			

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art figures 1A-1B and their description in pages 1-4 of the instant application in view of Fujitsu (Japanese Patent Application Publication 07-20247). With regard to Claim 1, Applicant's admitted prior art teaches forming a semiconductor film (23) above a substrate (21), forming a gate insulating film (24) to cover the semiconductor film, forming a gate electrode (25) on the gate insulating film, forming a source region (23s) and a drain region (23d) in the semiconductor film and forming an interlayer insulating film (26) on the gate electrode, wherein an electrode material layer is layered on the gate insulating film; a mask pattern is formed on the electrode material layer; a first etching process is applied in which the electrode material layer is etched using gas containing fluorine or gas containing a mixture of fluorine and oxygen, and with the mask pattern as a mask to a degree wherein a portion of the electrode material layer remains. See figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

However, Applicant's admitted prior art fails to teach a second etching process, which uses a gas containing a mixture of chlorine and oxygen. Fujitsu discloses a floating gate electrode

Art Unit: 2815

manufacturing process, which includes etching a floating gate electrode by a plasma processing using a mixture of chlorine and oxygen to form tapered sidewalls on the floating gate (see basic abstract). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the process as taught by Applicant's admitted prior art to include the claimed second etching process, which uses a gas containing a mixture of chlorine and oxygen, as suggested by Fujitsu, in order to prevent generation of etching residue on the sidewalls of a floating gate electrode and eliminate shorting of the electrode (see Advantage section).

With regard to Claim 2, Applicant's admitted prior art teaches the source region (23s) and the drain region (23d) are formed by doping impurities into the semiconductor film (23) through the gate insulating film (24), see page 1, lines 25-28.

With regard to Claim 3, Applicant's admitted prior art teaches a gate insulating film (24) that is obtained by layering a SiN film and a SiO2 film or by forming one of the SiN film and SiO2 film, see page 1, line 22.

With regard to Claim 4, Applicant's admitted prior art teaches a source region (23s) and a drain region (23d) formed by doping impurities into the semiconductor film (23) through the gate insulating layer (24), see page 1, lines 25-28, and the gate insulating film is obtained by layering a SiN film and a SiO2 film or by forming one of the SiN film and SiO2 film, see page 1, line 22. With regard to Claim 5, Applicant's admitted prior art teaches a first etching process which is produced by mixing fluorine-based gas and oxygen-based gas in an approximately equal volume ratio, see page 3, lines 1-6.

Page 4

With regard to Claim 6, Applicant's admitted prior art teaches forming a semiconductor film (23) above a substrate (21), forming a gate insulating film (24) to cover the semiconductor film, forming a gate electrode (25) on the gate insulating film, forming a source region (23s) and a drain region (23d) in the semiconductor film and forming an interlayer insulating film (26) on the gate electrode, wherein an electrode material layer is layered on the gate insulating film; a mask pattern is formed on the electrode material layer; a first etching process is applied in which the electrode material layer is etched using gas containing fluorine or gas containing a mixture of fluorine and oxygen, and with the mask pattern as a mask to a degree wherein a portion of the electrode material layer remains and wherein the gate electrode has a tapered shape. See figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

However, Applicant's admitted prior art fails to teach first and second etching processes with different etching selection ratios. Fujitsu discloses a floating gate electrode manufacturing process, which includes etching a floating gate electrode by a plasma processing using a mixture of chlorine and oxygen to form tapered sidewalls on the floating gate (see basic abstract). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the process as taught by Applicant's admitted prior art to include the claimed second etching process, which uses a gas containing a mixture of chlorine

and oxygen, as suggested by Fujitsu, in order to prevent generation of etching residue on the sidewalls of a floating gate electrode and eliminate shorting of the electrode (see Advantage section).

Page 5

With regard to Claim 7, Applicant's admitted prior art teaches a film forming step for layering an electrode material layer (25) above a substrate (21), a first etching step for etching, in a reaction chamber of an inductively coupled plasma apparatus having an inductively coupled plasma source and a biasing source, at least a portion of the electrode material layer using a mask pattern formed on the electrode material layer as a mask film by activating only the inductively coupled plasma source, see page 3, lines 1-16, and a gate electrode (25) having a side surface with a tapered shape, see page 3, lines 25-28.

However, Applicant's admitted prior art fails to teach a second etching step. Fujitsu discloses a floating gate electrode manufacturing process, which includes etching a floating gate electrode by a plasma processing using a mixture of chlorine and oxygen to form tapered sidewalls on the floating gate (see basic abstract). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the process as taught by Applicant's admitted prior art to include the claimed second etching process, which uses a gas containing a mixture of chlorine and oxygen, as suggested by Fujitsu, in order to prevent generation of etching residue on the sidewalls of a floating gate electrode and eliminate shorting of the electrode (see Advantage section).

Art Unit: 2815

With regard to Claim 8, Applicant's admitted prior art teaches a semiconductor film (23) that is formed above a substrate (21) and an electrode material (25) that is formed above the semiconductor film, see figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

With regard to Claim 9, Applicant's admitted prior art teaches a gate insulating film (24) that is formed on a semiconductor film (23) and an electrode material layer (25) formed on the gate insulating film, see figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

With regard to Claim 10, Applicant's admitted prior art teaches a process step of forming a gate electrode (25), wherein the gate electrode has a tapered shape. See figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

With regard to Claim 11, Applicant's admitted prior art teaches a first etching process which is produced by mixing fluorine-based gas and oxygen-based gas. However, Applicant's admitted prior art fails to teach a second etching process, which uses a gas containing a mixture of chlorine and oxygen. Kimura discloses a method of manufacturing a thin film device, which includes first and second etching processes for a gate electrode layer using fluorine, chlorine and oxygen, see figures 2A-2C and column 8, lines 17-64. Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the process as taught by Applicant's admitted prior art to include the claimed second etching process, which uses a gas containing a mixture of chlorine and oxygen, as suggested by Kimura.

Art Unit: 2815

in order to provide a thin film device with good characteristics, quality and yield, see column 8, lines 64-65.

With regard to Claim 12, Applicant's admitted prior art teaches a semiconductor film (23) that is formed above a substrate (21) and an electrode material (25) that is formed above the semiconductor film, see figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

With regard to Claim 13, Applicant's admitted prior art teaches a gate insulating film (24) that is formed on a semiconductor film (23) and an electrode material layer (25) formed on the gate insulating film, see figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14.

With regard to Claim 14, Applicant's admitted prior art teaches a gate insulating film (24) that is obtained by layering a SiN film and a SiO2 film or by forming one of the SiN film and SiO2 film, see page 1, line 22.

With regard to Claim 15, Applicant's admitted prior art teaches a process step of forming a gate electrode (25), wherein the gate electrode has a tapered shape. See figures 1A-1B and the specification page 1, lines 14-29 to page 4, lines 1-14. However, Applicant's admitted prior art fails to teach that the electrode material layer is formed in a tapered shape through a second etching step and having a semiconductor film subsequently formed. Fujitsu discloses a floating gate electrode manufacturing process, which includes etching a floating gate electrode by a

plasma processing using a mixture of chlorine and oxygen to form tapered sidewalls on the floating gate (see basic abstract). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the process as taught by Applicant's admitted prior art to include the claimed gate electrode having a tapered shape, as suggested by Fujitsu, in order to prevent generation of etching residue on the sidewalls of a floating gate electrode and eliminate shorting of the electrode (see Advantage section).

With regard to Claims 21-23, Applicant's admitted prior art teaches a gate electrode (25) having a single layer structure (figure 1B)

## Response to Arguments

2. Applicant's arguments with respect to claims 1-15 and 21-23 have been considered but are most in view of the new ground(s) of rejection.

### Conclusion

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edgardo Ortiz whose telephone number is 571-272-1735. The examiner can normally be reached on Monday-Friday (1st Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/600,171

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 9

E.U. ( A.U. 2815

12/21/04